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 ABSTRACT OF THESIS 
 
 
Nanostructured Device Designs for Enhanced Performance in CdS/Cu2S 
 Heterojunction Solar Cells 
 
 Nanostructured CdS/Cu2S devices have been simulated using SCAPS-1D to 
demonstrate enhanced performance over traditional planar device structures. Two designs 
were examined: a nanowire CdS/planar Cu2S device and a nanowire CdS/nanowire Cu2S 
device. The addition of nanowires to a device had been previously demonstrated to 
improve device performance in a nanowire CdS/planar CdTe device by decreasing the 
amount of light absorbed by the CdS window layer, thus allowing more light to reach the 
absorber layer. Additionally, the total number of interface states can be greatly reduced 
due to the decreased total surface area between the window and absorber layers. The 
nanowire CdS/planar Cu2S device showed an increase in efficiency of 0.88% over an 
optimized planar device. The nanowire CdS/nanowire Cu2S device showed an increase in 
efficiency of 1.16% over the optimized planar device. This shows that there is a 
significant benefit to the addition of nanostructures to CdS/Cu2S solar cell devices. 
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CHAPTER 1: INTRODUCTION 
 The vast majority of electricity produced in the world today is made using fossil 
fuels. These fuels are a non-renewable resource, meaning that they will run out one day. 
At the rate that they are currently being used, that day may come within a century or 
perhaps a bit later. Regardless of how soon this will occur, it is crucial that renewable 
energy sources are explored now to provide a sustainable alternative.   
 A prime candidate for a long-term sustainable energy source is solar power. A 
calculation done by the Department of Energy puts the potential of solar power at 89,300 
TW [40]. This puts the amount of solar energy that strikes the Earth’s surface in one day 
at 7.7155E+21 J while the worldwide energy consumption in 2018 was 5.805E+20 J 
[41]. Of course not all of this energy is able to be harnessed, but it shows that there is 
more than enough incoming solar energy to provide for all electrical needs. 
A suitable type of solar panel must then be fabricated to capture a portion of this 
incoming energy. This paper explore the upper limit of one particular type of solar cell, a 
CdS/Cu2S with embedded nanostructures.  
1.1 History of Solar Cells 
 Light was first observed being absorbed and generating a voltage by Edmond 
Becquerel in 1839 when he illuminated a platinum electrode coated with silver chloride 
submerged in an electrolyte solution [1]. This behavior was named the photovoltaic 
effect and it was the first step towards modern solar cell devices. Solar technology 
slowly progressed until first modern silicon solar cell consisting of p-type and n-type 
doped regions was patented at Bell Labs in 1946 by researcher Russel Ohl. He developed 
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this device while he was working on silicon transistors, but it was not efficient enough 
for practical use at this point [2]. The device was further developed by Daryl Chapin, 
Calvin Fuller, and Gerald Pearson until it was publicly demonstrated in 1954 with a 
conversion efficiency of 6%[3]. This was the first large leap in efficiency and marked the 
point when solar cells became a serious point of interest for energy production. Solar 
cells were further developed from there, branching out into new materials and different 
device structures. Modern devices have reached a record 47.1% efficiency by employing 
multiple junctions stacked on top of each other [4]. 
 The history of solar cells can be largely summarized in three generations. The first 
generation was primarily focused using silicon but other pure crystalline materials, such 
as gallium arsenide, were examined. This generation began with the development of 
monocrystalline solar cells at Bell Labs and expanded to include polycrystalline silicon 
due to it being much cheaper to make than monocrystalline. The driving force that 
allowed silicon to dominate this generation was the purity with which it could be 
processed compared to other semiconductors. With the recent development of silicon 
transistors, there was a plethora of research and development to draw from when 
fabricating silicon based solar cells. 
 The second generation of solar cells were called thin film solar cells. These were 
made of films ranging from a thickness of a few nanometers to tens of microns compared 
to first generation cells which were hundreds of microns thick. Some of the primary 
materials used in this generation include: cadmium telluride, copper indium gallium 
diselenide, and copper sulfide. These devices are able to be made so much thinner 
compared to silicon due to the difference in bandgap. Thin film materials have direct 
3 
 
bandgaps instead of indirect. A direct bandgap semiconductor is able to have an electron 
be directly excited from the valence band to the conduction band with energy greater 
than or equal to the material’s bandgap energy. An indirect bandgap semiconductor 
requires both enough energy and a phonon to provide sufficient momentum. This is 
illustrated below in figure 1.1. As phonons randomly strike electrons, it is necessary to 
make indirect bandgap solar cells such as silicon much thicker to absorb the same 
amount of photons.  
  
Figure 1.1 Illustration of Direct (left) and Indirect (right) Bandgaps [5] 
 The third and current generation of solar cells is made up of designs meant to 
surpass the Shockley-Queisser Limit (see section 2.5 for details on the Shockley-
Queisser Limit). Researchers are trying many numerous techniques ranging from novel 
device structures, such as multiple junctions stacked on each other to optimally absorb 
different energy photons and nanostructures that take advantage of quantum effects. New 
materials are also being experimented with, including: perovskite solar cells, dye-
sensitized solar cells, and organic solar cells. The common factor among all these 
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methods is that they take advantage of some mechanism not predicted by the Shockley-
Quiesser Limit. 
 Our lab group has focused on developing third generation solar cell based on 
nanowire structures embedded in the window layer of the device [14, 32 - 34, 38]. This 
has largely been focused developing nanowire arrays for the CdS window layer in 
CdS/CdTe devices. Using a nanowire array for the window has several major benefit, the 
main one being increased transmission of photons to the absorber layer. This increase in 
transmission can be applied to any type of solar cell where the nanostructures can be 
fabrication. 
1.2 History of Copper Sulfide Solar Cells  
 Copper (1) sulfide, Cu2S, solar cells are part of the second generation of solar 
technology. Cu2S is a highly attractive material for solar cells due to its ideal bandgap, 
non-toxicity, and relative price point compared to other materials. Table 1.1 compares 
these attributes with some common materials used for solar cells. 
Table 1.1: Benefits of Cu2S Over Traditional Technologies 
Material Cheap Non -Toxic Ideal Band Structure 
Silicon 
   
CdTe 
   
GaAs 
   
Cu2S 
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 CdS/Cu2S solar cells were first developed in the 1960’s and were the subject of 
much research due to its promising properties. A major institution that contributed to that 
research was the Institute of Energy Conversion at the University of Delaware, which 
was established by Dr. Karl Böer in 1972. Another research group, Photon Power, made 
strides in fabrication of CdS/Cu2S solar cells using spray pyrolysis techniques. 
Efficiencies at this time were less than 5%, but this was improved up to near 10% in 1980 
[36]. However, most research on Cu2S was abandoned soon after this due to the stability 
of Cu2S.  
 Cu2S is known to decay relatively quickly in open air compared to other solar 
cells. This is due to the excessive copper diffusion within the structure. After just a few 
months, Cu2S (chalcocite) can decay to Cu1.95S (djurleite) which has very poor optical 
properties. This decay can be seen in in figure 1.2. 
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Figure 1.2: Decay of Cu2S Based Solar Cells [42] 
 Some research has continued into Cu2S over the years, but it has lost the focus of 
the majority of the solar cell community. Dr. Böer completed a 45 – year experimental 
proof in 2013 of a CdS/Cu2S still operating after being in open air for its entire lifetime, 
but this experiment has not been replicated or published in a scientific journal. 
1.3 Objective 
The objective of this paper is simulate and determine the most efficient design for 
a nanostructured CdS/Cu2S solar cell. These simulations will be carried out in three 
parts: 1) Simulation of planar CdS/planar Cu2S to find the upper limits of performance 
without any nanostructures and establish a baseline. 2) Simulation of nanowire 
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CdS/planar Cu2S to find the benefits of just using nanostructures in the window layer. 3) 
Simulation of nanowire CdS/nanowire Cu2S to find the uppermost limits possible for 
CdS/Cu2S solar cells. 
This paper is broken down into six sections: 
1. Introduction – A general overview of solar cells as a whole and CdS/Cu2S as a 
specific type of solar cell. 
2. Theory – An overview of solar cell operation, including: pn junction theory, I-
V relationship, and major parameters. This section also explores the Bohr 
Radius and Shockley-Queisser Limit. 
3. Experimental – A description of the processes required to fabricate these 
devices in a laboratory setting. 
4. Simulation – An overview of SCAP-1D solar simulation software and the 
theoretical models used to simulate both device structures. 
5. Results and Discussion – Analysis of the results of the simulations. 
6. Conclusion – Report of final results. 
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CHAPTER 2: THEORY 
2.1 Heterojunction Solar Cells 
A typical window-absorber type p-n junction solar cell consists of three major 
regions, an n-type doped window layer, a p-type doped absorber layer, and a junction 
between them. These regions can be formed out of either the same material, as is the case 
in a homojunction device, or two different materials, as in a heterojunction device. 
Arguably the most import region of any solar cell is the junction between the p and n 
regions as this is where charge separation occurs after photons are absorbed in any region 
of the device and thus plays a large role in determining device performance.  
2.1.1 PN Junction 
 A pn junction is formed when two semiconductors of different doping types are 
brought together. Once together, the majority carriers on either side of the junction 
diffuse across the junction to give rise to a depletion region of width W and having a 
built in potential of Vbi.  
 
Figure 2.1 A NP Homojunction 
n-type region p-type region 
Depletion Region with Width, W 
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 The built-in potential and depletion width in a pn homojunction can be 
determined by the equations: 
𝑉𝑏𝑖 =  
𝑘𝑇
𝑞
ln (
𝑁𝐴𝑁𝐷
𝑛𝑖
2 )  [2.1]    
  𝑊 = (
2𝑉𝑏𝑖𝜀𝑠
𝑞
(
1
𝑁𝐴
+
1
𝑁𝐷
))
1/2
  [2.2] 
NA and ND represent the doping concentration for acceptor and donors in the p-type and 
n-type regions while ni is the intrinsic carrier concentration for the material. It is the built 
in potential across the depletion region that results in the electric field necessary to 
separate electrons and holes after they have been generated by an absorbed photon.  
 A pn heterojunction differs from the homojunction in several key ways. The first 
being that it consists of two materials with different material properties being brought 
together. It is the difference in these properties that will determine the quality of the 
junction, namely: the mismatch between the electron affinities, the lattice constants, and 
the thermal expansion coefficients. The magnitude of these mismatches will play a role in 
determining the magnitude of recombination centers along the junction when the device 
is formed.  
 The heterojunction structure offers several benefits over a traditional 
homojunction. The n-type window material can be chosen such that its bandgap is high 
enough to let most high energy photons pass through to be absorbed by the p-type 
absorption region and better contribute to the photocurrent. This region can also be highly 
doped to reduce the series resistance without severely affecting its transmittivity.   
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 The built in potential for a pn heterojunction can be determined by the equation: 
𝑉𝑏𝑖 = 𝐸𝑔2 − (𝐸𝑓 − 𝐸𝑐2) + 𝜒2 − 𝜒1 − (𝐸𝑐1 − 𝐸𝑓)  [2.3] 
Eg, Ef, Ec, and χ represent the bandgap, fermi level, conduction band level, and electron 
affinities for each material in the heterojunction. The energy band diagram for a pn 
heterojunction can be seen in Figure 2.2. 
 
Figure 2.2 Energy Band Diagram of NP Heterojunction in Equilibrium [5] 
 ΔEc and ΔEv are the conduction and valence band discontinuities. In an ideal case, 
ΔEc would depend solely on the difference in electron affinities, but it varies slightly due 
to differences in the lattice structure of each material. ΔEv can be determined as the 
difference between ΔEg and ΔEc. qVd1 and qVd2 are a different notation for the built in 
potentials in both regions that arises from the doping.  
All three regions in both the homojunction and heterojunction devices contribute 
to the generated photocurrent. As a photon passed through the device, if it has energy 
n-type Region  p-type Region  
Incident light 
eV 
11 
 
greater than Eg1 it will be absorbed in the n-type region and generate a hole. A photon 
with energy less than Eg1 but greater than Eg2 will be absorbed in the p-type region and 
generate and electron. A photon can also be absorbed in the depletion region where they 
form electron-hole pairs that are separated by the electric field present in that region. 
Recombination can occur if the electron or hole must travel further than its diffusion 
length or if it encounter a trap level within the device. 
2.1.2 Equivalent Circuit 
 A solar cell can be modeled with the equivalent circuit seen below in figure 2.3. 
 
Figure 2.3: Solar Cell Equivalent Circuit [6] 
 In this circuit, IL is the light generated current, ID is the diode current, ISH is the 
shunt current, RSH is the shunt resistance, RS is the series resistance, I is the output 
current and V is the voltage across the device. RSH is a result of defects during the 
fabrication process that allows some current to take shunting paths through the device as 
opposed to flowing out of the device. In an ideal device, RSH would be infinite. RS is a 
result of the materials themselves as well as the contacts used and the overall quality of 
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fabrication. Ideally, Rs would be as low as possible to prevent resistive losses. The total 
current in the device can be written as: 
𝐼 =  𝐼𝐿 − 𝐼𝐷 − 𝐼𝑆𝐻 = 𝐼𝐿− 𝐼0 (exp (
𝑉+𝐼𝑅𝑠
𝑛𝑘𝑇
) − 1) −
𝑉+𝐼𝑅𝑠
𝑅𝑆𝐻
  [2.4] 
2.1.3 I-V Relationship 
 The IV relationship of a solar cell can be seen in the following image 2.4. 
 
Figure 2.4: IV Relationship of a Solar Cell [7] 
 Isc represents the short circuit current, Voc is the open circuit voltage, Im is the 
current at the maximum power point (MPP), and Vm is the voltage at the MPP. As can be 
seen above, there is a range of points to operate at, but it is most ideal to operate at the 
maximum power point, Pm.  
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2.1.4 Maximum Power Point 
 The power delivered by the solar cell is: 
𝑃 = 𝐼𝑉 = (
𝑛𝑘𝑇
𝑞
)  𝐼 𝑙𝑛 (
𝐼𝐿
𝐼0
) [2.5] 
 To get maximum power, the device must operate at both Im and Vm which are 
described by the below equations: 
𝐼𝑚𝑝 = 𝐼0
𝑞𝑉𝑚
𝑘𝑡
exp (
𝑞𝑉𝑚
𝑛𝑘𝑇
) ≅  𝐼𝐿 (1 −
𝑛𝑘𝑇
𝑞𝑉𝑚𝑝
)  [2.6] 
𝑉𝑚𝑝 =
𝑛𝑘𝑇
𝑞
ln (
𝐼𝐿
𝐼0
+1
1+
𝑞𝑉𝑚𝑝
𝑛𝑘𝑇
) ≅  𝑉𝑜𝑐 −
𝑛𝑘𝑇
𝑞
ln (1 +
𝑞𝑉𝑚𝑝
𝑛𝑘𝑇
)  [2.7] 
 Due to the transcendental nature of the equation for Vm, it must be found using an 
iterative method. Once Vm is found, then Im can be calculated as well. Using both of the 
values it is now possible to find the MPP: 
𝑃𝑚 = 𝐼𝑚𝑝𝑉𝑚𝑝 = 𝐼𝑠𝑐𝑉𝑜𝑐𝐹𝐹 ≅  𝐼𝐿 (𝑉𝑜𝑐 −
𝑞
𝑛𝑘𝑇
ln (1 +
𝑞𝑉𝑚𝑝
𝑛𝑘𝑇
) −
𝑛𝑘𝑇
𝑞
)  [2.8] 
2.2 Solar Cell Parameters 
 Solar cell performance is characterized by several different factors, namely the 
open circuit voltage (Voc), the short circuit current (Isc), and the fill factor (FF). These 
three values give the maximum power when multiplied together as seen in equation 2.8. 
2.2.1 Open Circuit Voltage 
 The open circuit voltage, Voc, represents the output voltage with no load attached 
to it and is given by: 
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𝑉𝑜𝑐 =
𝑛𝑘𝑇
𝑞
ln (
𝐽𝑠𝑐
𝐽0
+ 1)  [2.9] 
 Jsc and J0 are the short circuit current density and the saturation current density 
respectively. The saturation current density can be described as: 
𝐽0 = 𝑞𝑁𝐶𝑁𝑉 (
1
𝑁𝐴
√
𝐷𝑛
𝜏𝑛
+
1
𝑁𝐷
√
𝐷𝑝
𝜏𝑝
) exp (
−𝐸𝑔
𝑘𝑇
)   [2.10] 
 NC represents the density of states in the conduction band, ND is the density of 
states in the valence band, NA is the acceptor density, ND is the donor density, Dn is the 
diffusion length of electron, Dp is the diffusion length of holes, τn is the carrier lifetime 
of electrons, τp is the carrier lifetime of holes, and Eg is the bandgap of the absorber 
material.  
2.2.2 Short Circuit Current 
 The short circuit current, Isc, represents the current with zero applied bias. In the 
ideal case, Isc is equal to IL but due to the effects of Rs and RSH there is a slight difference. 
Isc is also typically expressed as a current density, Jsc and be determined by summing the 
current density of electrons (Jn), holes (Jp), and the photocurrent density in the space 
charge region (Jd) over the solar spectrum: 
𝐽𝑠𝑐 = ∫ (𝐽𝑛 + 
𝜆𝑚𝑎𝑥
𝜆𝑚𝑖𝑛
𝐽𝑝 + 𝐽𝑑)𝑑𝜆  [2.11] 
 With λmin representing the lower end of the solar spectrum, 300nm for our sun, 
and λmax representing the absorption edge of the absorber material. 
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2.2.3 Fill Factor 
 The fill factor, FF, represents how ideal the solar cell is and describes how 
rectangular the IV curve is. A FF of 100% would result in a perfectly rectangular IV 
curve. It can be determine as a ratio of the maximum power to the product of Voc and Isc: 
𝐹𝐹 =
𝑉𝑚𝑝𝐼𝑚𝑝
𝑉𝑜𝑐𝐼𝑠𝑐
  [2.12] 
2.2.4 Efficiency 
 The efficiency, ETA, of a solar cell is the ratio of maximum power that the cell 
can provide to the incoming solar power: 
𝐸𝑇𝐴 =
𝑃𝑀𝑃𝑃
𝑃𝑠𝑜𝑙𝑎𝑟
=
𝐹𝐹∗𝐼𝑠𝑐∗𝑉𝑜𝑐
𝑃𝑠𝑜𝑙𝑎𝑟
   [2.13] 
 Psolar can be determined by: 
𝑃𝑠𝑜𝑙𝑎𝑟 = 𝐴 ∫ 𝐹(𝜆)
ℎ𝑐
𝜆
𝑑𝜆
∞
0
  [2.14] 
 Where A is the device area, F(λ) is the incident photon flux, and (hc/λ) is the 
energy of each incoming photon. Psolar can also be determined by multiplying the area of 
the device by 1000 W/m2, the average power density of sunlight at sea level. 
2.3 Cu2S/CdS Heterojunction Energy Band Diagram 
 Below in figure 2.5 the energy band diagram for a Cu2S/CdS heterojunction is 
shown.  
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Figure 2.5 Energy Band Diagram of Cu2S/CdS Heterojunction Solar Cell [8]  
 Under AM1.5 illumination, most of the light passes though the n-type CdS 
window layer  due to its much higher bandgap; later it is absorbed by the p-type Cu2S 
absorber layer.  
2.4 Bohr Radius 
 The bandgap is typically a fixed parameter in a solar cell once a material has been 
chosen, but it has been shown that if the material can be formed into nanocrystals of a 
diameter lower than the Bohr radius, then the bandgap can be increased [9]. This is 
achieved by limiting the total crystal size. When the crystal size is sufficiently 
constrained, then the available energy levels change as well. They collapse from a near 
continuous curve to discrete energy levels as seen below in figure 2.6: 
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Figure 2.6: Increased Bandgap due to Discretization of Allowed Energy Levels 
 By taking advantage of this property it is possible to adjust the bandgap of Cu2S 
to a more optimal level using the following equation developed for CuxS quantum dots, 
which were found to have a exciton Bohr radius of 3-5nm [10]: 
𝐸𝑔(𝑄𝐷) =  𝐸𝑔(𝑏𝑢𝑙𝑘) +
ℎ2
2𝑅2
(
1
𝑚𝑒
+
1
𝑚ℎ
)  [2.15] 
 Where Eg(QD) represents the effective bandgap of the quantum dot, Eg(bulk) is the 
bandgap of CuxS, h is Planck’s constant, R is the radius of the nanoparticle, me is the 
effective mass of electrons, and mh is the effective mass of holes [10]. Using this 
equation, it is possible to see that decreasing the radius beyond the Bohr radius will 
increase the effective bandgap of the quantum dot. This can then be used to optimize the 
bandgap of Cu2S by placing it into sufficiently small nanostructures. 
2.5 Shockley – Queisser Limit 
 In 1961, William Shockley and Hans-Joachim Queisser published a paper 
examining the upward bound of single junction solar cell efficiency based on the 
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bandgap of the absorber material under a 6000K blackbody spectrum [11]. They plotted 
the bandgaps, Vg, versus maximum achievable efficiency, η, as seen below in figure 2.7. 
 
Figure 2.7: Absorber Material Bandgap versus Maximum Achievable Efficiency [11] 
 These values were originally calculated by taking into account bandgap, radiative 
recombination, and a factor the authors call ts which they defined as: “the probability that 
a photon with hν > Eg incident on the surface will produce a hole-electron pair”[11]. To 
reach the upper limit, this value must be as close to 1 as possible. Using all these values, 
they compute the theoretical maximum efficiency to occur using an absorber with Eg of 
approximately 1.5 eV. 
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 This limit has been re-calculated many time taking into account the AM1.5 
spectrum instead of a blackbody spectrum, other types of recombination, and many other 
factors. A calculation in 2016 found the limit for a single junction solar cell to be 33.7% 
efficient with a bandgap of 1.34 eV [13].  
 By fabricating Cu2S nanostructure of an appropriate radius below the Bohr radius, 
it is possible to shift the bandgap to its most optimal point. 
2.6 Effective Resistance of Nanowire CdS/Planer Cu2S Device Structure 
 Due to the nature of the NW CdS/planar Cu2S device, not all electrons will be 
generated directly above the CdS/Cu2S junction. This means that they will have to travel 
additional distance and thus encounter additional resistance when compared to a fully 
planar device. This is illustrated in figure 2.8. 
 
Figure 2.8: Potential Paths for Generated Electrons to Take 
 This process was model by Deepak Kumar in his thesis “Investigation of Host 
Nanotube Parameter for Enhancing Performance of Nanostructured CdS-CdTe Solar 
Cells” [14]. The effective resistance of a nanowire layer was found to be dependent on 
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the height of the nanowires, h, the width of the nanowires, D, and the interpore distance, 
L: 
𝑅𝑛𝑎𝑛𝑜𝑤𝑖𝑟𝑒 = 𝑅𝑝𝑙𝑎𝑛𝑎𝑟 ∗ (1 + (
𝐿
√2
−
𝐷
2
) ∗
1
ℎ
)  [2.16] 
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CHAPTER 3: EXPERIMENTAL 
3.1 Device Structures 
 The experimental work done to fabricate two difference device structures will be 
described in this chapter. The first structure is a structure of soda lime 
glass/FTO/SnO2/CdS nanowires embedded in a porous TiO2 template/planar Cu2S/Cu/Cr 
with the copper and chromium acting as both back contacts and a reflective surface. A 
section of the FTO that extends beyond the rest of the layers acts as the front contact. 
This device can be seen in figure 3.1. The second device structure uses the same 
materials as the first, but the porous TiO2 template is extended to contain both the CdS 
and the Cu2S. This device can be seen in figure 3.2.  
 
Figure 3.1: NW CdS/Planar Cu2S Device Structure 
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Figure 3.2: NW CdS/NW Cu2S 
3.2 Cleaning of Substrate 
 Soda lime glass coated with fluorine doped tin oxide (FTO) is ordered from MSE 
Supplies to act as the substrate. These samples must be thoroughly cleaned before any 
deposition to ensure that a uniform film with good adhesion can be deposited. The sample 
are first marked on the non-conductive side with a diamond tipped glass etching tool to 
ensure that the correct side is used during subsequent depositions. The sample are then 
suspended in a bath of acetone and sonicated for 30 minutes. This is followed by a 
sonication for 30 minutes suspended in a bath of isopropyl alcohol. Sample are then 
thoroughly rinses in deionized (DI) water and dried in a nitrogen flow. 
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3.3 Microwave Induced Plasma Etch 
 The now cleaned sample are placed in a vacuum chamber and are etched with an 
oxygen plasma for 3 minutes using the microwave induced plasma etching system in the 
Center for Nanoscale Science and Engineer (CENSE) at the University of Kentucky. 
This is done to remove any lingering contaminates. Once cooled, the samples are 
removed and a portion of the FTO is masked with foil so that it can be later used as a 
front contact. 
3.4 RF Sputtering of SnO2 
 100nm of intrinsic SnO2 is deposited via RF sputtering using the AJA Phase II 
Sputering system in the Center for Advanced Materials (CAM) at the University of 
Kentucky. This was done under based pressure of 7e-8 Torr and deposition pressure of 
3e-3 Torr at a constant rate of 1.58 nm per minute. This layer is deposited due to its 
observed effects in CdS/CdTe solar cells as a buffer layer. In CdS/CdTe devices, the high 
resistivity of this film prevents diffusion of CdTe through a thin CdS layer. This leads to 
increased Voc and FF [39]. It is assumed that this layer will have a similar effect in 
CdS/Cu2S devices. 
3.5 Deposition of Titanium Film 
 Due to the two thickness of porous TiO2 templates required, two different 
methods of Ti deposition were used. 
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3.5.1 Nanowire CdS/Planar Cu2S Device 
 150nm of Ti are sputtered onto the sample using the same system as the SnO2 was 
deposited with. The same base and deposition pressures were also used. The rate was a 
constant 4.2 nm per minute. The foil masking is removed after deposition. 
3.5.2 Nanowire CdS/Nanowire Cu2S Device 
 Samples are shipped to LGA Thin Films to deposit 4µm of Ti via DC sputtering. 
The pressure and deposition rate were not recorded by the LGA Thin Films. The foil 
masking is removed after deposition. 
3.6 Formation of Titania Nanotubes 
 Both Ti films are anodized in an electrolyte solution with the same recipe of .3 
mL NH4F (40% by volume, aqueous) and 97mL ethylene glycol. A PTFE beaker must be 
used for this process due to the precedence of fluorine which will attack a glass beaker. 
This beaker is thoroughly rinsed with isopropyl alcohol (IPA) followed by DI water and 
then dried in a nitrogen flow. A ½ inch magnetic stirrer is also rinsed in IPA followed by 
DI water and dried in a nitrogen flow. The clean stirrer is then placed in the bottom of 
the clean beaker. 97mL of ethylene glycol is then measured using a graduated cylinder 
and slowly added to the beaker. The beaker must then be slowly rotated at an angle to 
capture any droplets of ethylene glycol that have attached to the side of the beaker. The 
beaker is now placed on a stirring plate and the stirring speed is set to 500 rpm. .3mL 
NH4F is then measured with a pipette and placed in the beaker. The solution is left to mix 
for 30 minutes before anodization occurs. 
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 A 1in x 1in platinum plate is used as the counter electrode for anodization. This is 
stored in a .1M solution of hydrochloric acid (HCl) to prevent contamination. The Pt 
electrode is thoroughly rinsed with DI water and dried in a nitrogen flow prior to use. 
The Ti sample and Pt electrode are attached to copper clips separate by 1in and adjusted 
so that they are parallel. This ensures a uniform potential across the sample during 
anodization. Stirring speed is reduced to 200rpm and the electrodes are immersed in the 
solution to a depth such that a small portion of Ti on the sample is still above the 
solution. The positive lead of a power supply is connected to the sample and the negative 
lead to the Pt electrode. The power supply is then set to a constant supply of 50V and 
turned on.  
 The current over time is tracked using LabView and is used to know when the 
anodization is complete. Anodization is stopped when the current is observed to drop to 
near zero amperes. A typical current versus time curve can be seen below in figure 3.3. 
 
Figure 3.3: Current During Anodization 
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A SEM image of an anodized 150nm and 4µm sample can be seen in figures 3.4 
and 3.5 respectively.  
 
Figure 3.4: SEM Image of 150nm Anodized Ti Sample 
 
Figure 3.5: SEM Image of 4µm Anodized Ti Sample 
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 The roughness present in the 4µm sample is likely due to the roughness of the 
film received from LGA Thin Films. This is thought to be due to a difference in substrate 
temperature during deposition compared to the 150nm Ti sample. A SEM image of the 
Ti before anodization can be seen in figure 3.6. 
 
Figure 3.6: 4µm Ti Sample Before Anodization 
3.7 Annealing of Ti Nanotubes 
 It is necessary to anneal the TiO2 nanotubes in order to shift it from an amorphous 
crystal structure to anatase form. This is done by annealing the sample for two hours in 
an oxygen environment at 400℃. Converting to anatase phase significantly increases the 
conductivity of the TiO2 [15]. This leads to lower series resistance in the final device. 
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3.8 Electrodeposition of CdS 
 CdS is electrodeposited using a two electrode set up adapted from the 
Dharmadasa group’s methods [16-18]. A glass beaker is rinsed with IPA followed by DI 
water and is dried in a nitrogen flow. A ½ in magnetic stirrer is cleaned in the same 
manner and is placed in the beaker. 50mL of DI water is measured and placed into the 
beaker. The beaker is then set on a hot plate with stirring speed set to 500 rpm and 
temperature to 80℃. Temperature is monitored with an IR thermometer. 1.1418g of 
thiourea (SC(NH2)2) is then added to the DI water followed by 2.0133g cadmium 
chloride hydrate (CdCl2 x H2O). The pH of the solution is then adjusted with dilute 
hydrochloric acid (HCl) and ammonium hydroxide (NH4OH) to 2.7 ± .1. This solution is 
them allowed to mix for at least 30 minutes and up to an hour before electrodeposition.  
 The same Pt plate that was used to anodize Ti is used as the counter electrode for 
electrodepositing CdS. This electrode is thoroughly rinsed in DI water and dried in a 
nitrogen flow. The sample and Pt electrode are attached to copper clips separated by 1in 
and adjusted so that they are parallel. The stirring speed is lowered to 100 rpm and the 
electrodes are placed into solution. The sample must sit in solution for at least 1 minutes 
to allow for the nanotubes to fill with the solution. The positive clip of a power supply is 
attached to the Pt and the negative clip attached to the sample. The power supply is set to 
a constant voltage of .82V and turned on. The electrodeposition is allowed to go for 5 
hours to deposit sufficient CdS. The sample is removed from solution after the required 
amount of time and gently rinsed with DI water as well as being dried in nitrogen stream. 
 The reaction by which CdS is electrodeposited is as follows. The CdCl2 breaks 
down to Cd2+ ions in the acidic solution, the thiourea breaks down to form H2S, and 
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lastly the Cd2+ combines with the H2S to form CdS and two spare H
+
 ions [16].There are 
other reactions that occur in the solution, but these are not of interest as they do not 
directly affect CdS formation. These reactions are summarized in the following set of 
equations: 
𝐶𝑑𝐶𝑙2 → 𝐶𝑑
2+ + 𝐶𝑙2  [3.1] 
𝑆𝐶(𝑁𝐻2)2 → 𝐻2𝑆 + 𝑁𝐻2𝐶𝑁  [3.2] 
𝐶𝑑2+ + 𝐻2𝑆 → 𝐶𝑑𝑆 + 2𝐻
+  [3.3] 
3.9 Annealing of CdS Nanowires 
 The CdS nanowires are now annealed to reduce mechanical stress and improve 
quality of the CdS itself [16,17]. The sample is annealed in open air at a temperature of 
450℃ for 15 minutes to accomplish this.  
3.10 Formation of Cu2S 
 Cu2S is formed by the “Clevite Wet Process” in which the CdS into dipped into a 
hot saturated solution of copper ions with ammonium chloride and a reducing agent [19-
22]. The copper ions diffuse into the CdS where they replace the Cd in the following 
reaction: 
𝐶𝑑𝑆 + 2𝐶𝑢 + 𝐶𝑙2 → 𝐶𝑢2𝑆 + 𝐶𝑑𝐶𝑙2  [3.4] 
 A solution is prepared with copper (1) chloride (CuCl), ammonium chloride 
(NH4Cl), and oxalic acid (C2H2O4). Due to its oxidation when left in open air, CuCl must 
be bleached before it is used. This is done by placing CuCl in a filter and pouring .1M 
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molar HCl over it until it regains its pure white color. It is then rinsed with acetone to 
help it dry out.  
A glass beaker and ½ inch magnetic stirrer are cleaned with the same process as 
the anodization and electrodeposition. A solution is then prepared in DI water by adding 
.05M oxalic acid as the reducing agent. This remove free oxygen from the solution, 
which must be done to prevent the re-oxidation of CuCl when it is added to the solution. 
An older technique used to remove oxygen is bubbling an inert gas through the DI water 
[19]. Then .1M ammonium chloride is added followed by .06M of bleached CuCl. The 
pH is then adjusted to 1.5 ± .1 with HCl and NH4OH. Stirring speed is set to 500 rpm and 
temperature to 100℃ during this process. Before the CdS is dipped, it is etch for 10s in 
.5M HCl to produce a surface roughness that aids in conversion [20,23]. The CdS is then 
dipped into the Cu ion solution for 30s. After this, the sample is gently rinse in DI water 
to remove the CdCl2 that forms during the reaction. 
3.11 Annealing of Cu2S 
 The sample is then place in a vacuum oven where it is placed under a vacuum of 
30 inHg. The sample is then annealed at 200℃ for 20 minutes. This process serves the 
dual purpose of improving the junction by driving the copper deeper into the device and 
relieving any mechanical stress that has built up during previous depositions. 
3.12 Formation of Back Contacts 
 Contact are formed by using RF sputtering to deposit a thin layer of Cu over the 
entirety of the Cu2S. This will form the electrical connection between the Cu2S nanowire 
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that are separated by the titania template. Additionally a grid of chromium contacts are be 
thermally evaporated on the Cu layer to form good ohmic contact. These contact also 
serve the purpose of reflecting back most of the light that is not absorbed on the first pass. 
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CHAPTER 4: SIMULATION 
Simulations of both device structures has been carried out under numerous 
different conditions in order to find the highest efficiency possible for both NW 
CdS/planar Cu2S and NW CdS/NW Cu2S solar cells. All simulation work was done using 
SCAPS-1D (solar capacitance simulator in 1 Dimension) [24]. SCAPS is a solar 
simulation program that was orginally developed at the University of Gent for CdTe and 
CuInSe2 families of solar cells. The program has seen many modification and additions 
that now allow it to be widely used throughout the solar research community for various 
type of solar cells, including: silicon (amorphous and crystalline), perovskite [25], CIGS 
[26], GaAs [27], and CuSbS2 [28]. It has been determined that due to Cu2S’s structural 
similarities to the aforementioned materials, especially CuSbS2, SCAPS can provide an 
accurate simulation of a Cu2S absorber solar cell. 
SCAPS allows for simulations of structures with up to 7 different semiconductor 
layers stacked on each other with control of a number of the material parameters.  This 
includes: Eg, χ, ε, NC, NV, vthn, vthp, µn, µp, NA, ND, all traps (defects) Nt. All of these can 
be either held constant or graded throughout the layer. Several distinct types of 
recombination are also taken into account, such as: direct band-to-band, auger, and 
Shockley-Read-Hall recombination. Additionally, defect levels can be manually added 
for various charge types, distributions, and energy levels. SCAPS also can take into 
account the effect of intraband tunneling and tunneling in/from interface states. Optical 
filters, such as an anti-reflective coating, can be added in the contact layers. 
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SCAPS allows for various spectra of illumination to be used, including AM0, 
AM1.5D, AM1.5G, AM1.5 Gedition2, monochromatic, and white. For the purposes of 
this paper, only AM1.5G is used as this is the global average solar spectrum for flat plate 
solar panel modules. AM0 is the spectrum in outer space and AM1.5D is used for solar 
concentrators. The difference in spectra can be seen in figure 4.1.  
 
Figure 4.1: Difference in Solar Spectra [29] 
 SCAPS takes in all of this information and calculates: energy bands, carrier 
concentrations and currents at a given working point (voltage, frequency, and 
temperature), J-V characteristics, AC characteristics (C and G as function of V and/or f ), 
spectral response (also with bias light or voltage) [24]. 
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 This is accomplished by solving the Poisson (eq. 5.1) and continuity equations 
(eq. 5.2 and 5.3) using a numerical approach across a predefined mesh of points.  
𝜕
𝜕𝑥
(𝜀
𝜕ψ
𝜕𝑥
) =
−𝑞
𝜀0
(−𝑛 + 𝑝 − 𝑁𝐴 + 𝑁𝐷 +
1
𝑞
𝜌𝑑𝑒𝑓𝑒𝑐𝑡(𝑛, 𝑝))   [5.1] 
−
𝜕𝑗𝑛
𝜕𝑥
+ 𝐺 − 𝑈𝑛(𝑛, 𝑝) =
𝜕𝑛
𝜕𝑡
   [5.2] 
−
𝜕𝑗𝑝
𝜕𝑥
+ 𝐺 − 𝑈𝑝(𝑛, 𝑝) =
𝜕𝑝
𝜕𝑡
   [5.3] 
 Poisson’s equation describes the electric field that arises from different 
concentrations of holes, p and NA, and electrons, n andND, in the device. The continuity 
equations show that the current density must be equal to the amount of generated carriers, 
G, minus the total amount of carriers lost to recombination, U. A Gummel iteration is 
used with Newton-Raphson sub steps to solve these equations numerically. This method 
works very well in most cases as long as the initial iteration is not extremely fair off. 
Unfortunately, it can also result in convergence failures if the initial iteration is off or if 
the mesh of points that the equations are solved over has any discontinuities. 
 Recombination at the interface states is modeled using the Pauwels-Vanhoutte 
theory, which is an extension of Shockley-Read-Hall theory [30]. This theory takes into 
account not just direct recombination, but also cross recombination. Four different 
recombination paths exist at the interface under this theory: 1) The electrons in the 
conduction band of the window layer can recombine with the holes in the valence band of 
the window layer, 2) The electrons in the conduction band of the window layer can 
recombine with the holes in the valence band of the absorber layer, 3) The electrons in 
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the conduction band of the absorber can recombine with the holes in the valence band of 
the absorber layer, and 4) The electrons in the conduction band of the absorber can 
recombine with the holes in the valence band of the window layer [31]. That is to say, 
electrons can cross over into the other layer to recombine as opposed to just being able to 
recombine in the layer they start in. An example of recombination types 3 (left) and 2 
(right) can be seen in figure 4.2 
 
Figure 4.2: Example of Two Paths of Recombination at the Interface [31] 
4.1 Simulating With SCAPS-1D 
 SCAPS has several different menus to control the simulations. This section will 
explain the basic functionality of each one used for the simulations done for this paper. 
Figure 4.3 shows the basic structure of a solar cell in SCAPS. 
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. 
Figure 4.3: Basic Solar Cell Structure in SCAPS 
 Due to how SCAPS was programmed, the p-type absorber region must be 
connected to the left contact in order to form a p-n junction as opposed to a n-p junction. 
An n-p junction results in non-uniform current and stability issues. The materials chosen 
for the two device designs can be seen in figure 4.3, but the nanostructures cannot. 
SCAPS was not designed to directly handle nanostructured solar cells but by inputting 
adjusted parameters based on how expect to nanostructures behave, it is possible to use 
SCAPS to simulate them. These will be explained in section 4.2.        
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Figure 4.4: SCAPS Action Panel 
 Figure 4.4 shows the SCAPS action panel. This is where all general setup for the 
simulation is done. You must first define your working point. The temperature working 
point affects every type of simulation as it affect the density of state in the valance and 
conduction bands(Nv and Nc), the hole and electron thermal velocities (vth n and vth p), and 
the thermal voltage (kT). The voltage working point is disregarded in I-V and C-V 
simulations but is used as the DC bias in C-f and quantum efficiency (QE(λ)) 
simulations. The frequency working point is disregarded in I-V, C-f, and QE(λ) 
simulations but is used as the frequency in C-V simulations. Series and shunt resistance 
are used in all simulations. The illumination working point is used for all simulations. It 
can be set to a multitude of different spectra or even to dark. For this paper, the only 
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working point of interest are the temperature and illumination. In all simulations, 
temperature was set to the standard room temperature of 300K and the illumination set to 
the standard AM1.5 spectrum. 
 
Figure 4.5: SCAPS Solar Cell Definition Panel 
 Figure 4.5 shows the SCAPS solar cell definition panel. Here, the user can define 
up to 7 semiconductor layers and the interfaces between them. The definitions of the 
contact can also be adjusted here. Additionally, the numerical setting for the simulations 
themselves can be adjusted here to the user’s preference. Models of all these setting can 
be saved and loaded through this panel as well.  
The top right of this panel show the solar cell as it is currently defined. Red 
regions are p-type semiconductors and blue regions are n-type semiconductors. The 
direction of illumination can be controlled as well as where to apply voltage to and 
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whether the current should be referenced as a generator or consumer. Changing these 
parameters will affect how the I-V curve will appear after the simulation. 
           
Figure 4.6: SCAPS Layer Properties Panel 
  Figure 4.6 shows the SCAPS layer properties panel. Here, the user defines the 
properties for each semiconductor layer. This includes: thickness, any grading desired, 
bandgap (Eg), electron affinity (χ), relative dielectric permittivity (ε), conduction band 
effective density of states (Nc), valence band effective density of states (Nv), electron 
thermal velocity (vth n), hole thermal velocity (vth p), electron mobility (µn), hole mobility 
(µp), effective mass of electrons (me), effective mass of holes (mp), donor density (ND), 
and acceptor density (NA). Lastly the absorption profile for the material show the 
absorption coefficient of the material versus wavelength. Band to band recombination  
can also be defined here through the radiative recombination coefficient, auger electron 
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capture coefficient, and auger hole capture coefficient. Additionally, defects can be added 
to the material. This is shown in figure 4.7. 
 
Figure 4.7: SCAPS Defect Properties Panel 
 Figure 4.7 shows the SCAPS defect properties panel. Here, the user can define the 
defect type, capture cross section for both electrons and holes, the energy level of traps, 
and the energy distribution of traps. The trap distribution can defined as being single, 
uniform, gaussian, or CB tail. These distributions are modeled by the following equations 
in figure 4.8. Additionally, the optical capture of electrons and holes can be simulated. 
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Figure 4.8: Energy Distribution Options for Traps [24] 
 
Figure 4.9: SCAPS Interface Defect Properties Panel 
The user is also able to define defect states at the interface between any two 
semiconductor layers. This can be seen in figure 4.9. The defect type can be specified as 
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well as the capture cross section for electrons and holes, the energy level of traps, and the 
energy distribution of traps. The energy distributions available for simulation are the 
same as those available for defects in a material as shown in figure 4.8. Additionally, 
tunneling to interface traps can be simulated by inputting the relative mass of electrons 
and holes. Interface recombination is based on Pauwels-Vanhoutte theory [30].  
 
Figure 4.10: SCAPS Contact Properties Panel 
 Figure 4.10 shows the SCAPS contact properties panel. Here, the user can define 
different properties for both the front contact and the back contact. The recombination 
velocity of electrons and holes can be set here as well as the metal work function. The use 
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can also choose to enable flat bands. With this setting, SCAPS the metal work function, 
Φm, at every temperature such that flat band conditions are dominant. SCAPS takes into 
account both shallow doping density as well as defects in the adjacent layers to determine 
this. Contact tunneling can also be allowed or not depending on user preference. 
Additionally, optical filters can be applied to both contacts. This can be a reflective or 
transmissive filter defined by a flat value or a file of specific values at each wavelength. 
 As previously mentioned, SCAPS has several different modes of simulation. This 
paper only makes use of I-V simulations as that is the simulation that reports Voc, Jsc, FF, 
and eta which are the primary values of interest when determining the performance of a 
solar cell. A sample output of an I-V simulation can be seen in figure 4.11. 
 
Figure 4.11: SCAPS I-V Simulation Output 
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4.2 Theoretical Models  
 The theoretical models and parameters used to define each model in SCAPS are 
described in the following sections. 
4.2.1 Nanowire CdS/Planar Cu2S Model 
 The nanowire CdS/planar Cu2S device is modeled by adjusting the bandgap and 
absorption profile of the CdS layer. Previous work by the group has demonstrated that 
placing CdS into nanotubes shifts its bandgap from 2.4 eV to approximately 3.5 eV [32- 
34]. These nanowires were fabricated with a diameter of approximately 50 nm, which is 
greater than the Bohr Radius of CdS. The shift in bandgap is attributed to stacked nano-
disks of thickness lower than the Bohr Radius forming nanowires. CdS is modeled as 
having a bandgap 3.5 eV for nanowires of any width. 
 The absorption profile of  nanowire CdS in a TiO2 template is modeled by 
interpolated the absorption spectrum of a planar CdS sample with the absorption 
spectrum of TiO2. By defining CdS coverage as a percentage of the total surface covered 
by CdS nanowire, the following equation can be used to find the absorption spectrum of 
any percent coverage of CdS. X represents the percentage of the surface covered with 
CdS nanowires and A is the absorption spectrum for a material. 
𝑋 ∗ 𝐴𝑃𝑙𝑎𝑛𝑎𝑟 𝐶𝑑𝑆 + (100% − 𝑋) ∗ 𝐴𝑇𝑖𝑂2 = 𝐴𝑋 𝐶𝑜𝑣𝑒𝑟𝑎𝑔𝑒 𝐶𝑑𝑆 𝑁𝑎𝑛𝑜𝑤𝑖𝑟𝑒𝑠  [4.1] 
 This equation has been verified experimentally in previous work using UV-vis 
spectroscopy [14]. Figure 4.12 demonstrates that this equation is a good approximation of 
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the absorption spectrum of CdS nanowires with a coverage of 32%. Due to this, the 
equation has been used to model a much wider range of CdS coverages. 
 
Figure 4.12: Experimental Verification of Nanowire CdS Absorption Spectrum [14] 
The absorption spectrum is then converted to an absorption coefficient so that 
SCAPS can use it for modeling it. The following figures show the range of CdS 
coverages modeled and their associated absorption coefficients. 
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Figure 4.13: Model of Absorption Coefficient for CdS Nanowire Coverage 100%-80% 
 
Figure 4.14: Model of Absorption Coefficient for CdS Nanowire Coverage 75%-55% 
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Figure 4.15: Model of Absorption Coefficient for CdS Nanowire Coverage 50%-30% 
 
Figure 4.16: Model of Absorption Coefficient for CdS Nanowire Coverage 25%-1% 
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 Additionally, the number interface states between the nanowire CdS layer and 
planar Cu2S layer is assumed to decrease linearly with CdS coverage. That is, CdS 
coverage of 1% has 1% of the interface states found between planar (100%) CdS and 
Cu2S. 
 The base parameters used for the nanowire CdS/planar Cu2S device are as 
follows: 
Table 4.1 Material Parameters of Left (Back) Contact 
Back Contact 
Parameter Value 
Thermionic Emission/Surface Recombination Velocity of: 
Electrons 1.00E+5 cm/s 
Holes 1.00E+7 cm/s 
Calculate Flat Band Conditions Instead of Providing Φm 
Optical Properties 
Filter Mode Reflection 
Filter Value .900 
Complement of Filter Value .100 
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Table 4.2 Material Parameters of Cu2S Layer 
Cu2S 
Parameter Value 
Thickness (µm) 6 
Bandgap (eV) 1.21 
Electron Affinity (eV) 4.45 
Dielectric Permittivity (relative) 30 
CB Effective Density of States (cm-3) 1.00E+19 
VB Effective Density of States (cm-3) 6.158E+19 
Electron Thermal Velocity (cm/s) 1.00E+7 
Hole Thermal Velocity (cm/s) 1.00E+7 
Electron Mobility (cm2/Vs) 50.00E+1 
Hole Mobility (cm2/Vs) 4.000E+0 
Effective Mass of Electrons  5.00E-1 
Effective Mass of Holes  1.82E-1 
Shallow Uniform Acceptor Density NA (cm
3) 7.00E+16 
 
Table 4.3 Parameters of Defect 1 of Cu2S 
Cu2S Defect 1 
Parameter Value 
Defect Type Single Donor 
Capture Cross Section Electrons (cm2) 1.00E-13 
Capture Cross Section Holes (cm2) 1.00E-16 
Energetic Distribution Gauß 
Reference for Defect Energy Level Et Below Ec 
Energy Level with Respect to Reference (eV) .340 
Characteristic Energy (eV) .1 
Nt total (cm
-3) 1.5E+13 
Nt Peak (cm
-3/eV) 8.463E+13 
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Table 4.4 Parameters of Defect 2 of Cu2S 
Cu2S Defect 2 
Parameter Value 
Defect Type Single Acceptor 
Capture Cross Section Electrons (cm2) 1.00E-13 
Capture Cross Section Holes (cm2) 1.00E-16 
Energetic Distribution Gauß 
Reference for Defect Energy Level Et Below Ev 
Energy Level with Respect to Reference (eV) .1 
Characteristic Energy (eV) .1 
Nt total (cm
-3) 1.5E+13 
Nt Peak (cm
-3/eV) 8.463E+13 
 
Table 4.5 Parameters of Cu2S/CdS Interface Defect 
Cu2S/CdS 
Interface 
Parameter Value 
Defect Type Acceptor 
Capture Cross Section Electrons (cm2) 1.00E-13 
Capture Cross Section Holes (cm2) 1.00E-16 
Energetic Distribution Gauß 
Reference for Defect Energy Level Et Above Highest Ev 
Energy Level with Respect to Reference (eV) .81 
Characteristic Energy (eV) .1 
Total Density [integrated over all energies] 
(cm-2) 
1.00E+12 
Density at Peak Energy  
(cm-2/eV) 
5.64E+12 
Relative Mass of Electrons 5.00E-1 
Relative Mass of Holes 1.82E+0 
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Table 4.6 Material Parameters for CdS Layer 
CdS 
Parameter Value 
Thickness (µm) .100 
Bandgap (eV) 3.2 
Electron Affinity (eV) 4.1 
Dielectric Permittivity (Relative) 9 
CB Effective Density of States (cm-3) 2.30E+18 
VB Effective Density of States (cm-3) 1.70E+19 
Electron Thermal Velocity (cm/s) 1.00E+7 
Hole Thermal Velocity (cm/s) 1.00E+7 
Electron Mobility (cm2/Vs) 1.00E+2 
Hole Mobility (cm2/Vs) 2.50E+1 
Effective Mass of Electrons  2.00E-1 
Effective Mass of Holes  8.00E-1 
Shallow Uniform Donor Density NA (cm
3) 1.00E+18 
 
Table 4.7 Parameters of Defect 1 of CdS 
CdS Defect 1 
Parameter Value 
Defect Type Single Acceptor 
Capture Cross Section Electrons (cm2) 1.00E-14 
Capture Cross Section Holes (cm2) 1.00E-14 
Energetic Distribution Single 
Reference for Defect Energy Level Et Above Ei 
Energy Level with Respect to Reference (eV) 0.0 
Nt total (cm
-3) 1.0E+16 
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Table 4.8 Material Parameters for SnO2 Layer 
SnO2 
Parameter Value 
Thickness (µm) .100 
Bandgap (eV) 3.6 
Electron Affinity (eV) 4.5 
Dielectric Permittivity (relative) 9 
CB Effective Density of States (cm-3) 3.200E+18 
VB Effective Density of States (cm-3) 2.500E+19 
Electron Thermal Velocity (cm/s) 1.00E+7 
Hole Thermal Velocity (cm/s) 1.00E+7 
Electron Mobility (cm2/Vs) 1.00E+2 
Hole Mobility (cm2/Vs) 2.50E+1 
Shallow Uniform Donor Density ND (cm
3) 1.00E+18 
 
Table 4.9 Parameters of Defect 1 of SnO2 
SnO2 Defect 1 
Parameter Value 
Defect Type Neutral 
Capture Cross Section Electrons (cm2) 1.00E-15 
Capture Cross Section Holes (cm2) 1.00E-13 
Energetic Distribution Gauß 
Reference for Defect Energy Level Et Above Ei 
Energy Level with Respect to Reference (eV) 0.0 
Characteristic Energy (eV) .1 
Nt total (cm
-3) 1.00E+15 
Nt Peak (cm
-3/eV) 5.642E+15 
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Table 4.10 Material Parameters of FTO 
FTO 
Parameter Value 
Thickness (µm) .300 
Bandgap (eV) 3.6 
Electron Affinity (eV) 4.8 
Dielectric Permittivity (relative) 9 
CB Effective Density of States (cm-3) 3.200E+18 
VB Effective Density of States (cm-3) 2.500E+19 
Electron Thermal Velocity (cm/s) 1.00E+7 
Hole Thermal Velocity (cm/s) 1.00E+7 
Electron Mobility (cm2/Vs) 3.00E+1 
Hole Mobility (cm2/Vs) 7.50E+0 
Shallow Uniform Donor Density ND (cm
3) 5.00E+20 
 
Table 4.11 Parameters of Defect 1 of FTO 
FTO Defect 1 
Parameter Value 
Defect Type Neutral 
Capture Cross Section Electrons (cm2) 1.00E-15 
Capture Cross Section Holes (cm2) 1.00E-12 
Energetic Distribution Gauß 
Reference for Defect Energy Level Et Above Ei 
Energy Level with Respect to Reference (eV) 0.0 
Characteristic Energy (eV) .1 
Nt total (cm
-3) 1.00E+15 
Nt Peak (cm
-3/eV) 5.642E+15 
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Table 4.12 Material Parameters of Right (Front) Contact 
Front Contact 
Parameter Value 
Thermionic Emission/Surface Recombination Velocity of: 
Electrons 1.00E+7 cm/s 
Holes 1.00E+5 cm/s 
Calculate Flat Band Conditions Instead of Providing Φm 
No Optical Filter 
4.2.2 Nanowire CdS/Nanowire Cu2S Model 
 For the nanowire Cu2S layer, it is assumed that the same amount of light is 
absorbed as is absorbed by planar Cu2S. The reasoning behind this assumption is that 
optical scattering amongst the embedded nanowires will cause all photons to eventually 
pass through the Cu2S and be absorbed normally if they have enough energy or not if 
they do not have enough energy. 
 For modeling Cu2S nanowire with diameters below the Bohr Radius, the bandgap 
and absorption coefficients must be changed. The bandgap is determined by equation 
2.15: 
𝐸𝑔(𝑄𝐷) =  𝐸𝑔(𝑏𝑢𝑙𝑘) +
ℎ2
2𝑅2
(
1
𝑚𝑒
+
1
𝑚ℎ
)  [2.15] 
The change  in absorption coefficient is modeled by moving the absorption edge 
with the bandgap. The absorption edge is defined as point when the material’s absorption 
coefficient begins to rapidly increase, thus the material begins to absorb light. The 
absorption edge can be found with the equation: 
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𝜆𝑎𝑏𝑠 𝑒𝑑𝑔𝑒[𝑖𝑛 𝜇𝑚] =  
1.24 𝜇𝑚/𝑒𝑉
𝐸𝑔
   [4.2] 
For planar Cu2S, the absorption edge is approximately 1025 nm. Shifting the 
entire absorption coefficient profile by moving the absorption edge is a good 1st order 
approximation of Cu2S with a different bandgap. Figure 4.16 shows the shifted 
absorption coefficients for select bandgaps of Cu2S. 
 
Figure 4.17: Absorption Coefficient Profile of Cu2S with Different Bandgaps  
 The material parameters used to simulated the rest of the device are the same as 
those used for the nanowire CdS/planar Cu2S device. 
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CHAPTER 5: RESULTS AND DISCUSSION 
 The following section describes the results of the simulations of nanowire 
CdS/planar Cu2S and nanowire CdS/nanowire Cu2S devices using SCAPS-1D.  
5.1 Baseline Simulations 
 A planar CdS/planar Cu2S device was first simulated using SCAPS-1D to 
discover the upper limits of performance without any added nanostructures. Traditionally, 
CdS/Cu2S devices have been fabricated using CdS with thickness on the order of a few 
microns and Cu2S with thickness close to 1µm [23, 35, 36]. These devices have been 
made with a maximum efficiency of 10.9%. The devices simulated instead use a 100 nm 
CdS layer.  
5.1.1 Thickness Optimization 
 The first parameter that was explored was the thickness of the Cu2S absorber 
layer. The starting thickness was 1µm with an external series resistance of 3 Ωcm2 and 
shunt resistance of 3 kΩcm2. It is assumed that series resistance is dominated by external 
effects, such as contact resistance and defects due to fabrication in the Cu2S layer. 
Thickness was increased in increments of 1µm and the external series resistance 
increased by .1 Ωcm2 per micron. The shallow acceptor concentration was set to 
1.00E+17 cm-3. Figure 5.1 shows the results of changing the thickness of the Cu2S on 
overall power conversion efficiency. 
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Figure 5.1: Thickness of Cu2S Layer versus Power Conversion Efficiency (ETA) 
 The initial increase in efficiency can be attributed to increases in both short circuit 
current, Jsc, and open circuit voltage, Voc. The subsequent decrease in efficiency can be 
attributed to a decrease in fill factor, FF, as well a slight decrease in Jsc. Equation 2.13 
shows how the change in each of these parameters affects the overall efficiency: 
𝐸𝑇𝐴 =
𝑃𝑀𝑃𝑃
𝑃𝑠𝑜𝑙𝑎𝑟
=
𝐹𝐹∗𝐼𝑠𝑐∗𝑉𝑜𝑐
𝑃𝑠𝑜𝑙𝑎𝑟
   [2.13] 
 The changes in these parameters can be seen in figures 5.2-5.4. 
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Figure 5.2: Thickness of Cu2S Layer versus Open Circuit Voltage 
 
Figure 5.3: Thickness of Cu2S Layer versus Short Circuit Current Density 
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Figure 5.4: Thickness of Cu2S Layer versus Fill Factor 
 The increase in short circuit current density is a result of an increase in light 
generated current density, JL, in the Cu2S region. Light generated current density can be 
approximated as: 
𝐽𝐿 = 𝑞 ∫ 𝐺(𝑥)𝐶𝑃(𝑥)𝑑𝑥
𝑊
𝑜
   [5.1] 
Where W is the layer thickness, G is the generation rate, and CP is the collection 
probability. G(x) represents the incident photons in the layer and CP is how likely they 
are to be absorbed. Using this equation, it can be shown that increasing thickness allows 
for more incident photons to be absorbed until every photon that can be absorbed, has 
been absorbed. Figure 5.5 demonstrates this graphically. 
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Figure 5.5: Collection Probability and Generation versus Thickness [37] 
 This increase in JL is only valid for thicknesses less than the recombination length 
of electrons in Cu2S. Once the thickness of Cu2S exceeds this length, then electrons will 
recombine before they are able to reach the junction of the device. This is responsible for 
the decrease in Jsc after the initial increase. More photons are still absorbed, but the 
generated electrons recombine before they are able to be extracted.  
 The increase in Jsc directly leads to an increase in Voc. This can be seen in 
equation 2.9: 𝑉𝑜𝑐 =
𝑛𝑘𝑇
𝑞
ln (
𝐽𝑠𝑐
𝐽0
+ 1)  [2.9] 
In figure 5.4, FF can be seen to decrease linearly with increase in the thickness of 
copper sulfide. This is because the electrical resistance of the copper sulfide layer is 
directly proportional to its thickness and manifests itself as the additional internal series 
resistance in the current-voltage (I-V) characteristic of the solar cell. This makes the 
device less and less “ideal”. A perfectly ideal solar cell would have no external series 
resistance and infinite shunt resistance. The more “ideal” a solar cell is, the closer to 
rectangular shape its I-V characteristic would be.  A perfectly rectangular I-V 
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characteristic has a fill factor of 100%. On the other hand, any additional internal series 
resistance results in an internal voltage drop loss, which makes the shape of the I-V 
characteristic more linear and less rectangular. Thus, increasing the copper sulfide layer 
thickness results in a lowering of the FF. 
The optimal thickness of the Cu2S layer was found to be 6 µm with a conversion 
efficiency of 16.37%. This is an increase of 5.47% over the highest efficiency achieved 
in traditional devices.  
5.1.2 Doping Optimization 
 The shallow doping concertation, NA, was then optimized with the Cu2S thickness 
set to its optimal value of 6 µm. The results of this optimization can be seen in figures 
5.6-5.9. 
 
Figure 5.6: Open Circuit Voltage versus Acceptor Doping 
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 Figure 5.6 shows that the Voc increased with NA up to NA = 1.5E+17 cm
-3, after 
which it began to rapidly drop off. This initial rise can be attributed to reductions in 
reverse saturation current density, J0, which decreases as a direct factor of NA. This can 
be seen in equation 2.10: 
𝐽0 = 𝑞𝑁𝐶𝑁𝑉 (
1
𝑁𝐴
√
𝐷𝑛
𝜏𝑛
+
1
𝑁𝐷
√
𝐷𝑝
𝜏𝑝
) exp (
−𝐸𝑔
𝑘𝑇
)   [2.10] 
This reduction factors into Voc via equation 2.9: 
𝑉𝑜𝑐 =
𝑛𝑘𝑇
𝑞
ln (
𝐽𝑠𝑐
𝐽0
+ 1)  [2.9] 
This results in the initial rise in Voc that is observed. The decrease in Voc after NA = 
1.5E+17 cm-3 can be attributed to the reduction in Jsc (see Fig. 5.7 below) becoming the 
dominant factor in the controlling of Voc. In other words, increasing of NA has two 
opposing effects on the solar cell performance. First, the Fermi level in copper sulfide 
moves closer to the valance band, which leads to increased junction barrier potential, Vbi, 
and a reduced reverse saturation current density, Jo, as expressed quantitatively in 
Equation 2.10 above. This increases Voc. Second, added dopants or defects, which are the 
source of NA, facilitate recombination between the light generated electrons and the holes 
in copper sulfide. This loss of light generated electrons leads directly to a reduction in Jsc, 
with increasing NA (Fig. 5.7). Next, reduction in Jsc leads to a logarithmic reduction in 
Voc (Equation 2.9 above). The first effect is dominant below NA = 1.5E+17 cm
-3 in Fig. 
5.6 while the second effect is dominant above NA = 1.5E+17 cm
-3. 
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Figure 5.7: Short Circuit Current Density versus Acceptor Doping 
 Figure 5.7 shows that the short circuit current density decreases with increased 
NA. As describes in the paragraph above, this behavior can be explained by 
recombination becoming more and more dominant with additional dopants acting as 
recombination sites throughout the Cu2S. This prevents significant buildup of current and 
thus reduces Jsc. 
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Figure 5.8: Fill Factor versus Acceptor Doping 
 Figure 5.8 shows the fill factor increasing for doping up to 7.00E+16 cm-3 and 
then rapidly dropping off. This drop off is due to recombination at doping cites becoming 
the dominant process for electrons in the Cu2S layer.  Fill factor is a quantitative measure 
of the shape of the I-V characteristic of a solar cell. More “ideal” a solar cell is, closer to 
rectangular shape its I-V characteristic would be. A perfectly rectangular I-V 
characteristic has a fill factor of 100%. In general, more the Voc increases, more 
rectangular the I-V characteristic shape becomes, and FF is enhanced. In this sense, FF 
“tracks” Voc. Explanation for the behavior seen in Fig. 5.8 is, therefore, same as the 
explanation of the behavior of fig. 5.6, described above. 
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Figure 5.9: Conversion Efficiency versus Acceptor Doping 
 Figure 5.9 shows the conversion efficiency following the same path as FF, 
increasing for doping up to 7.00E+16 cm-3 and then rapidly dropping off. This is due to 
recombination significantly reducing the short circuit current density as well as the open 
circuit voltage and fill factor dropping off. The optimal acceptor doping level was found 
to be 6E+16 cm-3 with a conversion efficiency of 16.44%. This is an increase of 5.54% 
over the best efficiency value reported in the literature for these traditional planar 
devices. 
5.2 Nanowire CdS/Planar Cu2S Results 
 The effect of CdS nanowire coverage in a nanowire CdS/planar Cu2S solar cell 
has been simulated using SCAPS-1D over a range of different doping levels. The model 
used for these simulations is described in section 4.2.1. The results can be seen in figures 
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5.10 – 5.17. CdS coverages have been split into two section, 100% - 40% and 35% - 1%. 
This is due to SCAPS not being able to converge for heavily doped, high CdS coverage 
devices.  
 
Figure 5.10: Effect of CdS Coverage 100% - 40% and Doping on Open Circuit Voltage 
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Figure 5.11: Effect of CdS Coverage 35% - 1% and Doping on Open Circuit Voltage 
 Figures 5.10 and 5.11 demonstrate that open circuit voltage increases as CdS 
coverage decreases. This is especially prevalent among the devices with NA >1.00E+17. 
The overall increase in Voc can be attributed to the reduction in overall interface states at 
the junction. Interface states have been shown to be the dominant recombination 
mechanism at the junction for CdS/CdTe devices, and it is assumed that the same is true 
in CdS/Cu2S devices [33]. Additionally, the presence of interface states has been shown 
to increase the reverse saturation current density, which in turn lowers the Voc [38]. Thus, 
a reduction in interface states leads to a lower reverse saturation current density and a 
higher Voc by equation 2.9:  
𝑉𝑜𝑐 =
𝑛𝑘𝑇
𝑞
ln (
𝐽𝑠𝑐
𝐽0
+ 1)  [2.9] 
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 The larger gain among the more heavily doped devices is due to further reduction 
of the reverse saturation current density. In equation 2.10, it can be seen that J0 is 
inversely proportional to NA, thus the benefit from decreased interface states in magnified 
in heavily doped devices. At lighter doping levels, the reduction in J0 is minimized and so 
is the gain to Voc. 
𝐽0 = 𝑞𝑁𝐶𝑁𝑉 (
1
𝑁𝐴
√
𝐷𝑛
𝜏𝑛
+
1
𝑁𝐷
√
𝐷𝑝
𝜏𝑝
) exp (
−𝐸𝑔
𝑘𝑇
)   [2.10] 
 The greatest Voc obtained was 0.7645 V for a device an acceptor doping level of 
5.00E+17 cm-3. 
 
Figure 5.12: Effect of CdS Coverage 100% - 40% and Doping on Short Circuit Current 
Density 
33.5
33.6
33.7
33.8
33.9
34
34.1
34.2
34.3
40% 50% 60% 70% 80% 90% 100%
J s
c
(m
A
/c
m
2
)
CdS Coverage
Short Circuit Current Density vs CdS Coverage
5.00E+16
6.00E+16
7.00E+16
8.00E+16
9.00E+16
N
A
 = 
69 
 
 
Figure 5.13: Effect of CdS Coverage 35% - 1% and Doping on Short Circuit Current 
Density 
 Figures 5.12 and 5.13 shows that as CdS coverage decreases, the short circuit 
current density increases. There are several factors at play that result in the increased 
short circuit current density. The first one being the increase in effective bandgap of CdS 
when deposited into nanowires. Planar CdS’s bandgap of 2.42 eV allows for the 
absorption of  sub 500nm photons in the CdS window layer where a large amount of 
recombination sites prevents the generated holes from contributing to the generated 
photocurrent. Nanowire CdS’s effective bandgap of 3.5eV allows for photons of 
wavelength 500 nm to 345 nm to not be absorbed in the CdS window layer but instead in 
the Cu2S absorber layer. This allows them to contribute to the overall generated 
photocurrent. 
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 This increase in CdS’s transmittivity at lower wavelengths is coupled with an 
overall increase in transmittivity due to the reduced surface area of nanowire structures. 
Only a percentage of Cu2S is blocked by CdS with the rest being covered with a 
transparent layer of TiO2, which allowed nearly all light to pass through without being 
absorbed. As CdS coverage decreases, more and more of the surface area is covered with 
TiO2 which in turn allows more photons to reach the Cu2S absorber layer where they 
contribute to the generated photo current. 
 At lighter levels of doping, the gain in Jsc in more prevalent with decreased CdS 
coverage. This is due to dopants acting as recombination centers. Thus, more heavily 
doped devices lose most of the current they gain from the increased transmission to 
recombination. 
 The greatest Jsc obtained was 34.378 mA/cm
2 with an acceptor doping level of 
5.00E+16 cm-3. 
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Figure 5.14: Effect of CdS Coverage 100% - 40% and Doping on Fill Factor 
 
Figure 5.15: Effect of CdS Coverage 35% - 1% and Doping on Fill Factor 
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 Figures 5.14 and 5.15 show that as CdS coverage decreases, the fill factor 
increases. When parasitic series and shunt resistant, Rs and RSH, have negligible effects 
on device performance, then fill factor can be approximated by:  
𝐹𝐹 =  
𝑞𝑉𝑜𝑐
𝑘𝑇
−ln(.72+
𝑞𝑉𝑜𝑐
𝑘𝑇
)
1+
𝑞𝑉𝑜𝑐
𝑘𝑇
   [5.1] 
This shows that the fill factor benefits from an increase in Voc. At heavier doping levels, 
NA >1.00E+17, this effect is much more pronounced than it is for lighter doping levels. 
Devices with lighter doping levels have a higher bulk series resistance that counteracts 
the benefits gained from increased Voc. Additionally, heavier doped devices demonstrated 
a greater gain in Voc over the lightly doped devices, resulting in further enhancement of 
their fill factors. 
 The greatest FF obtained was 69.95% with an acceptor doping level of 3.00E+17 
cm-3.  
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Figure 5.16: Effect of CdS Coverage 100% - 40% and Doping on Conversion Efficiency 
 
Figure 5.17: Effect of CdS Coverage 35% - 1% and Doping on Conversion Efficiency 
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 Figures 5.16 and 5.17 show that as CdS coverage decreases, conversion efficiency 
increases. Efficiency is a function of Voc, Jsc, and FF. As all these factors have been 
shown to increase as CdS coverage decrease, it is expected that the overall efficiency will 
increase as well. This effect is more pronounced in more heavily doped devices as it was 
for FF and Voc. In lightly doped devices, the gains in Voc and FF begin to saturate around 
35% coverage of CdS. This leads to the efficiency saturating as well. The slight gains in 
efficiency when CdS coverage is reduced below 35% can be attributed to the continuous 
gain in Jsc that is present all the way to 1% CdS coverage.  
 The efficiency of devices with NA >1.00E+17 does not saturate until near 5% CdS 
coverage, with the highest dopings of NA = 5.00E+17 and 4.00E+17 not saturating at any 
point. This is due to the gains in Voc and FF that are prevalent in heavily doped devices.  
 The greatest conversion efficiency obtained was 17.32% with an acceptor doping 
level of 3.00E+17 cm-3. This is a gain of 6.72% over traditionally made CdS/Cu2S solar 
cells and a gain of .88% over an optimized planar CdS/planar Cu2S solar cell. This shows 
that nanostructures can be used to substantially improve the performance of CdS/CuS 
solar cells.  
5.3 Nanowire CdS/Nanowire Cu2S Results 
 The effect of depositing Cu2S into nanotubes of different diameters with a range 
of different levels of doping has been simulate using SCAPS-1D. The model used for 
these simulation is described in section 4.2.2. 
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Figure 5.18: Effect of Eg and Doping on Open Circuit Voltage  
 Figure 5.18 shows that as the effective bandgap of Cu2S absorber layer increased, 
so does the open circuit voltage. This effect is due to Eg reducing the reverse saturation 
current, J0, as it increases. This results in a direct increase of Voc.  
𝐽0 = 𝑞𝑁𝐶𝑁𝑉 (
1
𝑁𝐴
√
𝐷𝑛
𝜏𝑛
+
1
𝑁𝐷
√
𝐷𝑝
𝜏𝑝
) exp (
−𝐸𝑔
𝑘𝑇
)   [2.10] 
Increasing acceptor doping, NA, is also observed to increase the Voc. This is also 
an effect of reducing Jo. This is due to J0 being inversely proportional to NA. 
Additionally, the built in voltage, Vbi, will also increase with the bandgap. 
The greatest Voc achieved was 1.1533 V with an acceptor doping density of 
1.00E+18 cm-3 and bandgap of 1.6eV. 
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Figure 5.19: Effect of Eg and Doping on Short Circuit Current Density  
 Figure 5.19 shows that as both the acceptor doping level and effective bandgap 
increases, the short circuit current density decreases. This is due to two distinct effects. It 
has been previously mentioned that increasing NA results in an increase of recombination 
due to dopants acting as recombination sites. This effect results in the observed decrease 
in Jsc.  
 The changing bandgap affects Jsc by reducing the quantity of high wavelengths 
photons that can be absorbed. As Eg increases, photons require a greater amount of 
energy to be absorbed. Therefore, with each step up in Eg, some photons, which would 
have been absorbed by a lower Eg  material and contributed to the generated photocurrent 
are no longer able to do so. The greatest Jsc achieved was 39.632411 mA/cm
2 with a 
doping level of 1.00E+14 cm-3 and bandgap of 1.21 eV 
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Figure 5.20: Effect of Eg and Doping on Fill Factor  
 Figure 5.20 shows that as the acceptor doping increases, so does the fill factor up 
a to point. At doping levels greater than 5.00E+17, the fill factor begins to drop. The 
initial rise in fill factor is due to enhancement of Voc by reduction of J0, but this process is 
overshadowed when doping becomes so high that the reduction in Jsc and Voc (and hence 
FF), caused by the excessive recombination facilitated by NA becomes the dominant 
factor. The initial effect of Voc on FF is described by the equation: 
𝐹𝐹 =  
𝑞𝑉𝑜𝑐
𝑘𝑇
−ln(.72+
𝑞𝑉𝑜𝑐
𝑘𝑇
)
1+
𝑞𝑉𝑜𝑐
𝑘𝑇
   [5.1] 
 FF is also observed  to increase with Eg. This is also due to enhancement of Voc. 
This effect does not a saturate due to it not creating any additional defects as it increases.  
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 The greatest FF obtained was 80.13% with an acceptor doping level of 1.00E+17 
cm-3 and bandgap of 1.6 eV.  
 
Figure 5.21: Effect of Eg and Doping on Conversion Efficiency  
 Figure 5.21 shows the various effects of acceptor doping and bandgap on 
conversion efficiency. Various effects dominate at different doping levels and bandgaps. 
At lower bandgaps, efficiency is observed to increases with doping levels up to 
approximately 5.00E+17 cm-3, at which point it rapidly drops off. The initial rise can be 
attributed to the gains in Voc and FF due to the lowering of J0. The sudden decrease 
occurs when dopants that act as recombination sites have high enough concentration to 
become the dominant process for electrons in the Cu2S absorber layer. 
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 Higher bandgaps display the same behavior but at lower doping levels. This is due 
to there being less overall light-generated carriers. With less photons being absorbed, it 
takes a lower level of doping for recombination to become the dominant process. 
 The greatest efficiency obtained was 17.60% with an acceptor doping level of 
3.00E+15 cm-3 and bandgap of 1.5 eV. This is an increase of 7% over traditional devices, 
1.16% over optimized planar devices, and .28% over nanowire CdS devices. 
 From these results, it can be concluded that there is a benefit to developing a 
nanowire CdS/nanowire Cu2S device over a traditional planar device or a nanowire 
CdS/planar Cu2S device. 
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6. CONCLUSION 
 Based on various simulations done using SCAPS1-D on nanostructured CdS/Cu2S 
solar cells, several major benefits to each design can be concluded.  
Nanowire CdS/Planar Cu2S: 
1. A reduction of interface states between CdS and Cu2S due to the reduced surface 
area. This leads to a gain in open circuit voltage by reducing the effective reverse 
saturation current. This, in turn, leads to a gain in fill factor.  
2. An increase in transmission of photons through the window CdS layer. This is due 
to the dual effects of replacing most of the non-transmissive CdS with highly a 
transparent TiO2 template and the increased effective bandgap of CdS when it is 
placed into nanotubes. These additional photons are then available to be absorbed 
by Cu2S where they are better able to contribute to the generated photocurrent and 
slightly boost the open circuit voltage as well.  
These benefits work together to increase efficiency by 6.72% compared to 
traditional devices and .88% compared to an optimized device. This enhancement of 
efficiency is obtained with a CdS coverage of 1%, acceptor doping level of 3.00E+17 cm-
3, and thickness of 6 µm. 
Nanowire CdS/Nanowire Cu2S: 
1. The same benefits to open circuit voltage, short circuit current, fill factor, and 
efficiency due to reduced CdS coverage are obtained in this device design as well. 
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2. The bandgap of Cu2S can be tuned to more closely match up with the theoretical 
maximum efficiency predicted by the Shockley-Queisser Limit. This bandgap 
adjustment lead to the optimal absorption of the most photons possible. 
With the assumption that scattering allows nanowires of Cu2S to absorb all the 
incident photons, this devices structure further enhances the power conversion efficiency 
to reach a maximum value of 17.60% for Cu2S with an effective bandgap of 1.5eV, CdS 
coverage of 1%, acceptor doping level of 3.00E+15 cm-3, and copper sulfide absorber 
thickness of 6 µm. This is an improvement of 7% over traditional planar devices, 1.16% 
over optimized planar devices, and 0.28% over nanowire CdS/planar Cu2S devices. 
 CdS/Cu2S, if it can be fabricated such that the Cu2S remains stable, shows much 
promise as a thin film nanostructured device due to its competitive efficiency, 
affordability of materials, and lack of toxicity. 
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